Patches

Show patches with: Submitter = Iago Toral Quiroga       |    State = Action Required       |    Archived = No   
« 1 2 3 45 6 »
Patch A F R T Date Submitter Delegate State
[v2,34/53] intel/compiler: fix ddy for half-float in gen8 1 2018-12-19 Iago Toral Quiroga New
[v2,32/53] intel/compiler: don't propagate HF immediates to 3-src instructions 1 2018-12-19 Iago Toral Quiroga New
[v2,31/53] intel/compiler: set correct precision fields for 3-source float instructions 1 2018-12-19 Iago Toral Quiroga New
[v2,30/53] intel/compiler: allow half-float on 3-source instructions since gen8 1 2018-12-19 Iago Toral Quiroga New
[v2,29/53] intel/compiler: don't compact 3-src instructions with Src1Type or Src2Type bits 1 2018-12-19 Iago Toral Quiroga New
[v2,28/53] intel/compiler: add new half-float register type for 3-src instructions 1 2018-12-19 Iago Toral Quiroga New
[v2,27/53] intel/compiler: add instruction setters for Src1Type and Src2Type. 1 2018-12-19 Iago Toral Quiroga New
[v2,26/53] intel/compiler: Extended Math is limited to SIMD8 on half-float 1 2018-12-19 Iago Toral Quiroga New
[v2,24/53] intel/compiler: lower 16-bit flrp 1 2018-12-19 Iago Toral Quiroga New
[v2,23/53] compiler/nir: add lowering for 16-bit flrp 1 2018-12-19 Iago Toral Quiroga New
[v2,22/53] intel/compiler: lower 16-bit fmod 1 2018-12-19 Iago Toral Quiroga New
[v2,21/53] compiler/nir: add lowering option for 16-bit fmod 1 2018-12-19 Iago Toral Quiroga New
[v2,20/53] intel/compiler: allow extended math functions with HF operands 1 2018-12-19 Iago Toral Quiroga New
[v2,19/53] intel/compiler: implement 16-bit fsign 1 2018-12-19 Iago Toral Quiroga New
[v2,18/53] intel/compiler: lower 16-bit extended math to 32-bit prior to gen9 1 2018-12-19 Iago Toral Quiroga New
[v2,17/53] intel/compiler: lower some 16-bit float operations to 32-bit 2 2018-12-19 Iago Toral Quiroga New
[v2,15/53] intel/compiler: handle b2i/b2f with other integer conversion opcodes 2 2018-12-19 Iago Toral Quiroga New
[v2,14/53] intel/compiler: split float to 64-bit opcodes from int to 64-bit 1 2018-12-19 Iago Toral Quiroga New
[v2,13/53] intel/compiler: add a helper to handle conversions to 64-bit in atom 1 2018-12-19 Iago Toral Quiroga New
[v2,12/53] intel/compiler: add a NIR pass to lower conversions 1 2018-12-19 Iago Toral Quiroga New
[v2,10/53] compiler/spirv: implement 16-bit frexp 1 2018-12-19 Iago Toral Quiroga New
[v2,09/53] compiler/spirv: implement 16-bit hyperbolic trigonometric functions 2018-12-19 Iago Toral Quiroga New
[v2,05/53] compiler/spirv: implement 16-bit acos 2018-12-19 Iago Toral Quiroga New
[v2,04/53] compiler/spirv: implement 16-bit asin 2018-12-19 Iago Toral Quiroga New
[v2,02/53] compiler/nir: add nir_fadd_imm() and nir_fadd_imm() helpers 2018-12-19 Iago Toral Quiroga New
[v2,01/53] compiler/nir: add a nir_b2f() helper 2018-12-19 Iago Toral Quiroga New
[59/59] intel/compiler: allow propagating HF immediates to MAD/LRP 2018-12-04 Iago Toral Quiroga New
[58/59] intel/compiler: implement MAD algebraic optimizations on half-float 2018-12-04 Iago Toral Quiroga New
[57/59] intel/compiler: fix combine constants for Align16 with half-float prior to gen9 2018-12-04 Iago Toral Quiroga New
[56/59] intel/compiler: support half-float in the combine constants pass 2018-12-04 Iago Toral Quiroga New
[55/59] intel/compiler: fix cmod propagation for non 32-bit types 2018-12-04 Iago Toral Quiroga New
[54/59] intel/compiler: add a brw_reg_type_is_integer helper 1 2018-12-04 Iago Toral Quiroga New
[53/59] intel/compiler: implement is_zero, is_one, is_negative_one for 8-bit/16-bit 2018-12-04 Iago Toral Quiroga New
[52/59] anv/device: expose shaderInt8 feature 2018-12-04 Iago Toral Quiroga New
[51/59] anv/pipeline: support SpvCapabilityInt8 in gen8+ 2018-12-04 Iago Toral Quiroga New
[50/59] compiler/spirv: add implementation to check for SpvCapabilityInt8 2018-12-04 Iago Toral Quiroga New
[49/59] intel/eu: force stride of 2 on NULL register for Byte instructions 1 2018-12-04 Iago Toral Quiroga New
[48/59] intel/compiler: implement isign for int8 1 2018-12-04 Iago Toral Quiroga New
[47/59] intel/compiler: assert that lower conversions produces valid strides 2018-12-04 Iago Toral Quiroga New
[46/59] intel/compiler: fix integer to/from half-float in atom platforms 2018-12-04 Iago Toral Quiroga New
[45/59] intel/compiler: implement conversions from 16-bit float to 8-bit int 2018-12-04 Iago Toral Quiroga New
[44/59] intel/compiler: implement conversions from 8-bit int to 64-bit 2018-12-04 Iago Toral Quiroga New
[43/59] intel/compiler: fix conversions from 64-bit to 8-bit int 2018-12-04 Iago Toral Quiroga New
[41/59] intel/compiler: split is_partial_write() into two variants 2018-12-04 Iago Toral Quiroga New
[40/59] anv/extensions: expose VK_KHR_shader_float16_int8 on gen8+ 2018-12-04 Iago Toral Quiroga New
[39/59] anv/device: expose support for shaderFloat16 in gen8+ 1 2018-12-04 Iago Toral Quiroga New
[38/59] vulkan: import Khronos header and xml version 95 2018-12-04 Iago Toral Quiroga New
[37/59] anv/pipeline: support SpvCapabilityFloat16 in gen8+ 2018-12-04 Iago Toral Quiroga New
[36/59] compiler/spirv: add implementation to check for SpvCapabilityFloat16 support 1 2018-12-04 Iago Toral Quiroga New
[35/59] intel/compiler: workaround for SIMD8 half-float MAD in gen < 9 2018-12-04 Iago Toral Quiroga New
[34/59] intel/compiler: fix ddy for half-float in gen8 1 2018-12-04 Iago Toral Quiroga New
[32/59] intel/compiler: fix 16-bit float ddx and ddy for SIMD8 1 2018-12-04 Iago Toral Quiroga New
[31/59] intel/compiler: fix ddx and ddy for 16-bit float 2018-12-04 Iago Toral Quiroga New
[30/59] intel/compiler: document MAD algebraic optimization 1 2018-12-04 Iago Toral Quiroga New
[29/59] intel/compiler: don't propagate HF immediates to 3-src instructions 1 2018-12-04 Iago Toral Quiroga New
[28/59] intel/compiler: set correct precision fields for 3-source float instructions 1 2018-12-04 Iago Toral Quiroga New
[25/59] intel/compiler: add new half-float register type for 3-src instructions 2018-12-04 Iago Toral Quiroga New
[23/59] intel/compiler: Extended Math is limited to SIMD8 on half-float 1 2018-12-04 Iago Toral Quiroga New
[22/59] compiler/nir: add lowering for 16-bit ldexp 2 2018-12-04 Iago Toral Quiroga New
[21/59] intel/compiler: lower 16-bit flrp 1 2018-12-04 Iago Toral Quiroga New
[20/59] compiler/nir: add lowering for 16-bit flrp 1 2018-12-04 Iago Toral Quiroga New
[19/59] intel/compiler: lower 16-bit fmod 1 2018-12-04 Iago Toral Quiroga New
[18/59] compiler/nir: add lowering option for 16-bit fmod 1 2018-12-04 Iago Toral Quiroga New
[17/59] intel/compiler: allow extended math functions with HF operands 1 2018-12-04 Iago Toral Quiroga New
[16/59] intel/compiler: implement 16-bit fsign 1 2018-12-04 Iago Toral Quiroga New
[15/59] intel/compiler: lower 16-bit extended math to 32-bit prior to gen9 1 2018-12-04 Iago Toral Quiroga New
[14/59] intel/compiler: lower some 16-bit float operations to 32-bit 2 2018-12-04 Iago Toral Quiroga New
[13/59] intel/compiler: simplify f2*64 opcodes 2018-12-04 Iago Toral Quiroga New
[12/59] intel/compiler: handle b2i/b2f with other integer conversion opcodes 2 2018-12-04 Iago Toral Quiroga New
[11/59] intel/compiler: Implement float64/int64 to float16 conversion 2018-12-04 Iago Toral Quiroga New
[10/59] intel/compiler: implement conversions from 16-bit float to 64-bit 1 2018-12-04 Iago Toral Quiroga New
[09/59] compiler/spirv: use 32-bit polynomial approximation for 16-bit asin() 2018-12-04 Iago Toral Quiroga New
[08/59] compiler/spirv: implement 16-bit frexp 1 2018-12-04 Iago Toral Quiroga New
[07/59] compiler/spirv: implement 16-bit hyperbolic trigonometric functions 2018-12-04 Iago Toral Quiroga New
[06/59] compiler/spirv: implement 16-bit exp and log 1 2018-12-04 Iago Toral Quiroga New
[05/59] compiler/spirv: implement 16-bit atan2 2018-12-04 Iago Toral Quiroga New
[04/59] compiler/spirv: implement 16-bit atan 2018-12-04 Iago Toral Quiroga New
[03/59] compiler/spirv: implement 16-bit acos 2018-12-04 Iago Toral Quiroga New
[02/59] compiler/spirv: implement 16-bit asin 2018-12-04 Iago Toral Quiroga New
[01/59] compiler/spirv: handle 16-bit float in radians() and degrees() 1 2018-12-04 Iago Toral Quiroga New
intel/compiler: fix regs_equal for 64-bit integers 2018-11-26 Iago Toral Quiroga New
intel/compiler: fix node interference of simd16 instructions 1 2018-10-17 Iago Toral Quiroga New
anv/pipeline: honor the pipeline_cache_enabled run-time flag 1 2018-07-04 Iago Toral Quiroga New
[4/4] anv/cmd_buffer: only emit state base address if the address changes 2018-06-29 Iago Toral Quiroga New
[1/4] anv/cmd_buffer: never shrink the push constant buffer size 1 2018-06-29 Iago Toral Quiroga New
anv/cmd_buffer: emit binding tables always if push constants are dirty 2018-06-26 Iago Toral Quiroga New
[22/22] intel/compiler: Extended Math is limited to SIMD8 on half-float 2018-05-17 Iago Toral Quiroga New
[21/22] intel/compiler: lower 16-bit flrp 2018-05-17 Iago Toral Quiroga New
[20/22] compiler/nir: add lowering for 16-bit flrp 2018-05-17 Iago Toral Quiroga New
[19/22] intel/compiler: lower 16-bit fmod 2018-05-17 Iago Toral Quiroga New
[18/22] compiler/nir: add lowering option for 16-bit fmod 2018-05-17 Iago Toral Quiroga New
[17/22] compiler/spirv: implement 16-bit frexp 2018-05-17 Iago Toral Quiroga New
[16/22] compiler/spirv: implement 16-bit hyperbolic trigonometric functions 2018-05-17 Iago Toral Quiroga New
[15/22] compiler/spirv: implement 16-bit exp and log 2018-05-17 Iago Toral Quiroga New
[14/22] compiler/spirv: implement 16-bit atan2 2018-05-17 Iago Toral Quiroga New
[13/22] compiler/spirv: implement 16-bit atan 2018-05-17 Iago Toral Quiroga New
[11/22] compiler/spirv: implement 16-bit asin 2018-05-17 Iago Toral Quiroga New
[10/22] intel/compiler: allow extended math functions with HF operands 2018-05-17 Iago Toral Quiroga New
[09/22] intel/compiler: implement 16-bit multiply-add 2018-05-17 Iago Toral Quiroga New
[08/22] intel/compiler: implement 16-bit fsign 2018-05-17 Iago Toral Quiroga New
« 1 2 3 45 6 »