| 3 op math functions dst need 16 byte align when allocate register. |
|
|
|
|
2016-05-19 |
Luo, Xionghu |
|
New |
| API: Fix device type bugs |
|
|
|
|
2017-02-10 |
Pan Xiuli |
|
New |
| API: Fix local memory type to CL_LOCAL |
|
|
|
|
2017-01-23 |
Pan Xiuli |
|
New |
| Add -dump-opt-asm support to the clLinkProgram() API |
|
|
|
|
2015-10-12 |
Manasi Navare |
|
New |
| Add -dump-opt-asm support to the clLinkProgram() API |
|
|
|
|
2015-09-28 |
Manasi Navare |
|
New |
| Add .clang-format for to use it as default format style. |
|
|
|
|
2016-09-23 |
junyan.he@inbox.com |
|
New |
| Add .clang-format for to use it as default format style. |
|
|
|
|
2016-09-22 |
junyan.he@inbox.com |
|
New |
| Add .clang-format for to use it as default format style. |
|
|
|
|
2016-09-22 |
junyan.he@inbox.com |
|
New |
| Add Gen's kernel specific struct. |
|
|
|
|
2017-03-02 |
junyan.he@inbox.com |
|
New |
| Add Gen's specific program struct. |
|
|
|
|
2017-03-02 |
junyan.he@inbox.com |
|
New |
| Add LLVM 6.0 support |
|
|
|
|
2018-07-21 |
Rebecca N. Palmer |
|
New |
| Add a CMake option for toggling OCL ICD Loader compatibility |
|
|
|
|
2017-01-25 |
Marek Szuba |
|
New |
| Add aligned copy kernels into built-in kernel list. |
|
|
|
|
2017-06-21 |
Yan Wang |
|
New |
| Add benchmark for evaluating performance of math operations |
|
|
|
|
2016-02-21 |
Grigore Lupescu |
|
New |
| Add benchmark for evaluating performance of math operations |
|
|
|
|
2016-02-21 |
Grigore Lupescu |
|
New |
| Add benchmark for workgroup functions |
|
|
|
|
2015-12-14 |
Grigore Lupescu |
|
New |
| Add benchmark for workgroup functions |
|
|
|
|
2015-12-04 |
Grigore Lupescu |
|
New |
| Add clGetKernelSubGroupInfoKHR to _cl_icd_dispatch table |
|
|
|
|
2016-10-08 |
Rebecca N. Palmer |
|
New |
| Add cl_compiler struct. |
|
|
|
|
2017-02-13 |
junyan.he@inbox.com |
|
New |
| Add cl_khr_3d_image_writes into info string. |
|
|
|
|
2016-06-03 |
Yan Wang |
|
New |
| Add compiler API functions. |
|
|
|
|
2017-02-12 |
junyan.he@inbox.com |
|
New |
| Add condition checking of residuals because it may be NULL. |
|
|
|
|
2016-03-29 |
Chuanbo Weng |
|
New |
| Add condition checking of residuals because it may be NULL. |
|
|
|
|
2016-03-28 |
Yan Wang |
|
New |
| Add device API struct to define device behavior |
|
|
|
|
2017-03-02 |
junyan.he@inbox.com |
|
New |
| Add extension clCreateMemObjectFromFdIntel to create cl memory object by external buffer object's... |
|
|
|
|
2015-09-18 |
Chuanbo Weng |
|
New |
| Add libelf check in CMakeList |
|
|
|
|
2017-03-02 |
junyan.he@inbox.com |
|
New |
| Add multi devices support in context. |
|
|
|
|
2016-11-10 |
junyan.he@inbox.com |
|
New |
| Add multi devices support in context. |
|
|
|
|
2016-10-10 |
junyan.he@inbox.com |
|
New |
| Add new BXT and KBL pciids to GetGenID.sh. |
|
|
|
|
2016-10-20 |
Pan Xiuli |
|
New |
| Add new BXT and KBL pciids to GetGenID.sh. |
|
|
|
|
2016-09-12 |
Yang, Rong R |
|
New |
| Add preliminary LLVM 7 support |
|
|
|
|
2018-07-21 |
Rebecca N. Palmer |
|
New |
| Add profiling feature based on new event implementation. |
|
|
|
|
2016-12-16 |
junyan.he@inbox.com |
|
New |
| Add read_imagef benchmark for optimization. |
|
|
|
|
2016-09-05 |
Yan Wang |
|
New |
| Add several printf utest cases. |
|
|
|
|
2016-01-28 |
junyan.he@inbox.com |
|
New |
| Add some pointer access check. |
|
|
|
|
2017-01-11 |
Yang, Rong R |
|
New |
| Add some pointer access check. |
|
|
|
|
2017-01-11 |
Pan Xiuli |
|
New |
| Add support for gcc 6 |
|
|
|
|
2016-05-03 |
Pan Xiuli |
|
New |
| Add the NULL pointer check. |
|
|
|
|
2016-12-16 |
Yang, Rong R |
|
New |
| Add workgroup reduce add optimization |
|
|
|
|
2016-01-05 |
Grigore Lupescu |
|
New |
| Allow building tests with Python 3 (no string.atoi) |
|
|
|
|
2016-09-25 |
Rebecca N. Palmer |
|
New |
| Allow creating out-of-order queues with clCreateCommandQueue |
|
|
|
|
2018-07-21 |
Rebecca N. Palmer |
|
New |
| Android.mk: update Android.mk for android build. |
|
|
|
|
2017-01-19 |
Yang, Rong R |
|
New |
| Android.mk: update Android.mk for android build. |
|
|
|
|
2017-01-19 |
Pan Xiuli |
|
New |
| Apply image offset to read/write/map operations |
|
|
|
|
2016-08-31 |
Mark Thompson |
|
New |
| Apply image offset to read/write/map operations |
|
|
|
|
2016-08-29 |
Mark Thompson |
|
New |
| Avoid possible invalid pointer by vector interator. |
|
|
|
|
2016-12-28 |
Yan Wang |
|
New |
| Avoid possible invalid pointer by vector interator. |
|
|
|
|
2016-12-28 |
Yan Wang |
|
New |
| BDW: override GenContext::patchBranches. |
|
|
|
|
2015-07-15 |
Yang, Rong R |
|
New |
| Backend: Add extensions for compiler |
|
|
|
|
2016-03-01 |
Pan Xiuli |
|
New |
| Backend: Add gen9 barrier prediction setting |
|
|
|
|
2015-11-25 |
Pan Xiuli |
|
New |
| Backend: Add help function to get a reg in selection |
|
|
|
|
2016-11-24 |
Guo Yejun |
|
New |
| Backend: Add help function to get a reg in selection |
|
|
|
|
2016-11-18 |
Pan Xiuli |
|
New |
| Backend: Add missing Unaligned OWord Block Read disasm |
|
|
|
|
2017-02-27 |
Pan Xiuli |
|
New |
| Backend: Add sel ir output for MATH function |
|
|
|
|
2017-05-22 |
Pan Xiuli |
|
New |
| Backend: Add support for LLVM release 3.8 |
|
|
|
|
2016-01-25 |
Pan Xiuli |
|
New |
| Backend: Chang scan limit for GVN pass |
|
|
|
|
2016-04-27 |
Pan Xiuli |
|
New |
| Backend: Change some variable name and encoder for block read/write |
|
|
|
|
2016-12-15 |
Pan Xiuli |
|
New |
| Backend: Clang now support static, fix now |
|
|
|
|
2016-03-22 |
Pan Xiuli |
|
New |
| Backend: Fix GenRegister::offset sub reg offset |
|
|
|
|
2016-12-08 |
Pan Xiuli |
|
New |
| Backend: Fix GenRegister::offset sub reg offset |
|
|
|
|
2016-11-07 |
Pan Xiuli |
|
New |
| Backend: Fix a memory leak for structurizer. |
|
|
|
|
2015-12-14 |
junyan.he@inbox.com |
|
New |
| Backend: Fix a selection ir optimization bug |
|
|
|
|
2017-02-27 |
Pan Xiuli |
|
New |
| Backend: Fix barrier placement in workgroup reduce/scan |
|
|
|
|
2016-04-01 |
Grigore Lupescu |
|
New |
| Backend: Fix bug build with clang |
|
|
|
|
2016-04-29 |
Pan Xiuli |
|
New |
| Backend: Fix double free of the cloned_module |
|
|
|
|
2017-06-15 |
Pan Xiuli |
|
New |
| Backend: Fix flag and subflag seting for src 3 instruction |
|
|
|
|
2017-03-08 |
Pan Xiuli |
|
New |
| Backend: Fix half->long convertion bug for BSW. |
|
|
|
|
2015-10-28 |
junyan.he@inbox.com |
|
New |
| Backend: Fix header address of oword block read/write |
|
|
|
|
2017-01-04 |
Pan Xiuli |
|
New |
| Backend: Fix image block write bug in simd8 |
|
|
|
|
2016-07-20 |
Pan Xiuli |
|
New |
| Backend: Fix llvm40 assert about literal structs |
|
|
|
|
2017-05-17 |
Guo Yejun |
|
New |
| Backend: Fix llvm40 assert about literal structs |
|
|
|
|
2017-05-17 |
Pan Xiuli |
|
New |
| Backend: Fix llvm40 assert about literal structs |
|
|
|
|
2017-04-25 |
Pan Xiuli |
|
New |
| Backend: Fix memleak in serialize_program |
|
|
|
|
2016-05-05 |
Pan Xiuli |
|
New |
| Backend: Fix mutlithread coredump for LLVM3.7+ |
|
|
|
|
2016-01-29 |
Pan Xiuli |
|
New |
| Backend: Fix performance regression with sampler refine fro LLVM40 |
|
|
|
|
2017-05-12 |
Pan Xiuli |
|
New |
| Backend: Fix physical register usage in selection |
|
|
|
|
2017-03-14 |
Pan Xiuli |
|
New |
| Backend: Fix printf bug for simd8 |
|
|
|
|
2016-08-19 |
Pan Xiuli |
|
New |
| Backend: Fix sel ir subnr usage |
|
|
|
|
2017-01-04 |
Pan Xiuli |
|
New |
| Backend: Fix some A64 block read/write bug |
|
|
|
|
2016-12-30 |
Pan Xiuli |
|
New |
| Backend: Fix the selection optimize element calculate. |
|
|
|
|
2017-01-04 |
Yang, Rong R |
|
New |
| Backend: Fix the selection optimize element calculate. |
|
|
|
|
2017-01-04 |
Pan Xiuli |
|
New |
| Backend: Fix workgroup all operation by selective mask |
|
|
|
|
2016-04-10 |
Grigore Lupescu |
|
New |
| Backend: Fix workgroup broadcast on QWORD, 1D works |
|
|
|
|
2016-04-07 |
Grigore Lupescu |
|
New |
| Backend: Fix workgroup op masked elements by proper init value |
|
|
|
|
2016-04-11 |
Grigore Lupescu |
|
New |
| Backend: Implement the non-constant extractelement scalarize |
|
|
|
|
2015-12-10 |
Pan Xiuli |
|
New |
| Backend: Implement the non-constant extractelement scalarize |
|
|
|
|
2015-12-10 |
Pan Xiuli |
|
New |
| Backend: Increase stack size for CHV device |
|
|
|
|
2016-09-09 |
Guo Yejun |
|
New |
| Backend: Increase stack size for CHV device |
|
|
|
|
2016-09-09 |
Pan Xiuli |
|
New |
| Backend: Initialize the extra value for selection instruction |
|
|
|
|
2016-12-08 |
Pan Xiuli |
|
New |
| Backend: Make CALC_TIMESTAMP and STORE_PROFILING not be scheduled. |
|
|
|
|
2015-08-12 |
junyan.he@inbox.com |
|
New |
| Backend: Refine ConvertInstruction logic in insn_selection |
|
|
|
|
2015-09-22 |
junyan.he@inbox.com |
|
New |
| Backend: Refine block read/write instruction selection |
|
|
|
|
2016-12-14 |
Pan Xiuli |
|
New |
| Backend: Refine block read/write instruction selection |
|
|
|
|
2016-12-14 |
Guo Yejun |
|
New |
| Backend: Refine block read/write instruction selection |
|
|
|
|
2016-12-09 |
Pan Xiuli |
|
New |
| Backend: Refine block_read buffer with unaligned OWord block read |
|
|
|
|
2016-08-18 |
Pan Xiuli |
|
New |
| Backend: Refine gen ir ALU1 inst getType |
|
|
|
|
2016-08-18 |
Pan Xiuli |
|
New |
| Backend: Refine new instruction with IRBuilder create |
|
|
|
|
2015-12-24 |
Pan Xiuli |
|
New |
| Backend: Refine printfs into ir unit |
|
|
|
|
2015-11-17 |
Pan Xiuli |
|
New |
| Backend: Refine replace src for write instruction |
|
|
|
|
2016-09-09 |
Pan Xiuli |
|
New |
| Backend: Refine subnr offset for selection output |
|
|
|
|
2016-12-09 |
Pan Xiuli |
|
New |