[libdrm] intel: Add the Broxton PCI IDs

Submitted by Damien Lespiau on May 15, 2015, 6:44 p.m.

Details

Message ID 1431715460-12388-1-git-send-email-damien.lespiau@intel.com
State New
Headers show

Commit Message

Damien Lespiau May 15, 2015, 6:44 p.m.
Cc: Imre Deak <imre.deak@intel.com>
Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
---
 intel/intel_chipset.h | 11 ++++++++++-
 1 file changed, 10 insertions(+), 1 deletion(-)

Patch hide | download patch | download mbox

diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
index e22a867..253ea71 100644
--- a/intel/intel_chipset.h
+++ b/intel/intel_chipset.h
@@ -181,6 +181,10 @@ 
 #define PCI_CHIP_SKYLAKE_SRV_GT1	0x190A
 #define PCI_CHIP_SKYLAKE_WKS_GT2 	0x191D
 
+#define PCI_CHIP_BROXTON_0		0x0A84
+#define PCI_CHIP_BROXTON_1		0x1A84
+#define PCI_CHIP_BROXTON_2		0x5A84
+
 #define IS_MOBILE(devid)	((devid) == PCI_CHIP_I855_GM || \
 				 (devid) == PCI_CHIP_I915_GM || \
 				 (devid) == PCI_CHIP_I945_GM || \
@@ -362,7 +366,12 @@ 
 				 IS_SKL_GT2(devid) || \
 				 IS_SKL_GT3(devid))
 
-#define IS_GEN9(devid)		IS_SKYLAKE(devid)
+#define IS_BROXTON(devid)	((devid) == PCI_CHIP_BROXTON_0	|| \
+				 (devid) == PCI_CHIP_BROXTON_1	|| \
+				 (devid) == PCI_CHIP_BROXTON_2)
+
+#define IS_GEN9(devid)		(IS_SKYLAKE(devid) || \
+				 IS_BROXTON(devid))
 
 #define IS_9XX(dev)		(IS_GEN3(dev) || \
 				 IS_GEN4(dev) || \

Comments

Imre Deak May 18, 2015, 12:12 p.m.
On pe, 2015-05-15 at 19:44 +0100, Damien Lespiau wrote:
> Cc: Imre Deak <imre.deak@intel.com>
> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>

Reviewed-by: Imre Deak <imre.deak@intel.com>

> ---
>  intel/intel_chipset.h | 11 ++++++++++-
>  1 file changed, 10 insertions(+), 1 deletion(-)
> 
> diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
> index e22a867..253ea71 100644
> --- a/intel/intel_chipset.h
> +++ b/intel/intel_chipset.h
> @@ -181,6 +181,10 @@
>  #define PCI_CHIP_SKYLAKE_SRV_GT1	0x190A
>  #define PCI_CHIP_SKYLAKE_WKS_GT2 	0x191D
>  
> +#define PCI_CHIP_BROXTON_0		0x0A84
> +#define PCI_CHIP_BROXTON_1		0x1A84
> +#define PCI_CHIP_BROXTON_2		0x5A84
> +
>  #define IS_MOBILE(devid)	((devid) == PCI_CHIP_I855_GM || \
>  				 (devid) == PCI_CHIP_I915_GM || \
>  				 (devid) == PCI_CHIP_I945_GM || \
> @@ -362,7 +366,12 @@
>  				 IS_SKL_GT2(devid) || \
>  				 IS_SKL_GT3(devid))
>  
> -#define IS_GEN9(devid)		IS_SKYLAKE(devid)
> +#define IS_BROXTON(devid)	((devid) == PCI_CHIP_BROXTON_0	|| \
> +				 (devid) == PCI_CHIP_BROXTON_1	|| \
> +				 (devid) == PCI_CHIP_BROXTON_2)
> +
> +#define IS_GEN9(devid)		(IS_SKYLAKE(devid) || \
> +				 IS_BROXTON(devid))
>  
>  #define IS_9XX(dev)		(IS_GEN3(dev) || \
>  				 IS_GEN4(dev) || \
Damien Lespiau May 18, 2015, 3:25 p.m.
On Mon, May 18, 2015 at 03:12:06PM +0300, Imre Deak wrote:
> On pe, 2015-05-15 at 19:44 +0100, Damien Lespiau wrote:
> > Cc: Imre Deak <imre.deak@intel.com>
> > Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
> 
> Reviewed-by: Imre Deak <imre.deak@intel.com>

Thanks for the review, pushed.