[v2,3/3] radv/gfx10: set BREAK_WAVE_AT_EOI if TES or GS enable the primitive ID

Submitted by Samuel Pitoiset on July 18, 2019, 8:14 a.m.

Details

Message ID 20190718081409.4370-3-samuel.pitoiset@gmail.com
State New
Headers show
Series "Series without cover letter" ( rev: 1 ) in Mesa

Not browsing as part of any series.

Commit Message

Samuel Pitoiset July 18, 2019, 8:14 a.m.
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
---
 src/amd/vulkan/radv_pipeline.c | 8 ++++++++
 1 file changed, 8 insertions(+)

Patch hide | download patch | download mbox

diff --git a/src/amd/vulkan/radv_pipeline.c b/src/amd/vulkan/radv_pipeline.c
index b11d79f4811..a7ff0e2d139 100644
--- a/src/amd/vulkan/radv_pipeline.c
+++ b/src/amd/vulkan/radv_pipeline.c
@@ -3445,6 +3445,14 @@  radv_pipeline_generate_hw_ngg(struct radeon_cmdbuf *ctx_cs,
 	bool break_wave_at_eoi = false;
 	unsigned nparams;
 
+	if (es_type == MESA_SHADER_TESS_EVAL) {
+		struct radv_shader_variant *gs =
+			pipeline->shaders[MESA_SHADER_GEOMETRY];
+
+		if (es_enable_prim_id || (gs && gs->info.info.uses_prim_id))
+			break_wave_at_eoi = true;
+	}
+
 	nparams = MAX2(outinfo->param_exports, 1);
 	radeon_set_context_reg(ctx_cs, R_0286C4_SPI_VS_OUT_CONFIG,
 	                       S_0286C4_VS_EXPORT_COUNT(nparams - 1) |